



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 10/032,832      | 12/26/2001  | Weiying Ding         | 015114-054300US     | 9038             |

26059 7590 08/23/2004

TOWNSEND AND TOWNSEND AND CREW LLP/ 015114  
TWO EMBARCADERO CENTER  
8TH FLOOR  
SAN FRANCISCO, CA 94111-3834

EXAMINER

ABRAHAM, ESAW T

| ART UNIT | PAPER NUMBER |
|----------|--------------|
|----------|--------------|

2133

6

DATE MAILED: 08/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/032,832

Applicant(s)

DING ET AL.

Examiner

Esaw T Abraham

Art Unit

2133

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 26 December 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15, 19-22 and 25-30 is/are rejected.
- 7) ☒ Claim(s) 16-18, 23 and 24 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 26 December 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

### DETAILED ACTION

1. Claims **1-30** are presented for examination.

#### *Drawings*

2. The **informal drawings** filed in this application are acceptable for examination purposes. When the application is allowed, applicant will be required to submit new formal drawings.

#### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
  2. Ascertaining the differences between the prior art and the claims at issue.
  3. Resolving the level of ordinary skill in the pertinent art.
  4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
3. Claims **1-30** are rejected under 35 U.S.C. 103(a) as being unpatentable over Yin et al. (U.S. PN: 5,970,005)

Art Unit: 2133

As per claims **1, 10 and 25**, Yin et al. teach or disclose a structure and a method for testing, programming and verification of a programming logic device (PLD) (see abstract). Yin et al. that the PLD device comprises an array of programmable memory cells, arranged as rows and columns, to store the configuration information (see col. 2, last paragraph). Further, Yin et al. in figure 1 and 2 teach a register group (50) includes first registers (row register) (53) and second registers (column register) (52) whereby the first and second registers coupled to a memory cell (20). Yi et al. **do not explicitly teach** or disclose loading the first data bits from the memory cells into the first registers, loading the second data bits into second memory cells and selected by first address bits. **However**, Yi et al. in figure 1 and 2 disclose group registers (50) and the memory cells (20) connected to each other for shifting and loading data (see the line between the elements 20 and 50) and further, Yi et al. teach that the PLD device includes a column address shift register and a row shift register whose length is the number of the memory cells in a column and in programming mode, the data in the row data shift register serve as programming data of the column selected by the address in the mode, the data in the row data shift register serve as row select data (see col. 3, lines 14-24 and col. 6, lines 10-49) which Yi et al. is basically teaching the same as the applicant's invention (shifting and loading data). **Therefore**, it would have been obvious to a person having an ordinary skill in the art at the time the invention was made to load data bits from a memory cell into register or from register to a memory cell wherein data bits selected by address bits. **This modification** would have been obvious because a person having ordinary skill in the art would have been motivated to do so because shifting and loading data from

Art Unit: 2133

memory cells to registers and selected by an address bit are common practices of PLD devices.

As per claims 2, Yi et al. teach all the subject matter claimed in claim 1 including Yi et al. in figure 1 and 2 teach a group of shift registers and an instruction register (40, 50) and a clock logic (44). Yi et al. **do not explicitly teach** storing data bits in the first and second set of latches. **However**, flip-flops or latches are known in the art are common circuit or device to switch states by applying a proper signal or combination signal to its input. **Therefore**, it would have been obvious to a person having an ordinary skill in the art at the time the invention was made to include flip-flops or latches to switch states for shifting and loading data between registers and memories. **This modification** would have been obvious because a person having ordinary skill in the art would have been motivated to do so because storing data using set of latches or flip-flops are well known features of programmable logic devices.

As per claims 3, 4 and 6, Yi et al. teach all the subject matter claimed in claim 1 including Yi et al. in figure 1 teach that the outputs of the registers (50) are also connected to TDO (14) through multiplex switches controlled by associated instructions (see col. 6, lines 36-49).

As per claims 5, Yi et al. teach all the subject matter claimed in claim 1 including Yi et al. in figure 1 teach a control logic (42) coupled to the group registers (40 and 50).

As per claims 7-9, Yi teach all the subject matter claimed in claim 1 including Yi et al. teach the registers used for programming, verification and testing in the device are organized and further register (40) used to shift in the instructions and register (51) used

Art Unit: 2133

to load and shift out the identification code permanently stored in the correspondent device to identify the device (see col. 6, lines 10-18).

As per claim **11**, Yi et al. teach all the subject matter claimed in claim 10 including Yi et al. in figure 1 teach that the outputs of the registers (50) are also connected to TDO (14) through multiplex switches controlled by associated instructions (see col. 6, lines 36-49).

As per claims **12, 13 and 22**, Yi et al. teach all the subject matter claimed in claim 10 and 19 including Yi et al. in figure 1 and 2 teach a group of shift registers and an instruction register (40, 50) and a clock logic (44). Yi et al. **do not explicitly teach** storing data bits in latches. **However**, flip-flops or latches are known in the art are common circuit or device to switch states by applying a proper signal or combination signal to its input. **Therefore**, it would have been obvious to a person having an ordinary skill in the art at the time the invention was made to include flip-flops or latches to switch states when shifting and loading data between registers and memories. **This modification** would have been obvious because a person having ordinary skill in the art would have been motivated to do so because storing data using set of latches or flip-flops are well known features of programmable logic devices.

As per claims **14 and 15**, Yi et al. teach all the subject matter claimed in claim 10 including Yi et al. in figure 1 teach a control logic (42) coupled to the registers (40 and 50) and the memory cells (20).

As per claim **19**, Yi et al. teach all the subject matter claimed in claim 1 including Yin et al. teach or disclose a structure and a method for testing, programming and verification of a programming logic device (PLD) (see abstract). Yin et al. that the PLD

Art Unit: 2133

device comprises an array of programmable memory cells, arranged as rows and columns, to store the configuration information (see col. 2, last paragraph). Further, Yin et al. in figure 1 and 2 teach a register group (50) includes first registers (row register) (53) and second registers (column register) (52) whereby the first and second registers coupled to a memory cell (20). Furthermore, Yi et al. teach means for selecting a location of memory cells to be programmed verified and tested in programmable logic device (see claim 24).

As per claim **20**, Yi et al. teach all the subject matter claimed in claim 19 including Yi et al. teach a programmable logic device comprising bit programming for programming PLD device bit by bit and bit verification for verifying the PLD bit by bit (see claim 16).

As per claim **21**, Yi et al. teach all the subject matter claimed in claim 19 including Yi et al. teach a programmable logic device shifting column address to a column address register to select the column containing the cells to be programmed and shifting in a row data to a row data shift register to select the rows to be programmed (see claim 19).

As per claim **26**, Yi et al. teach all the subject matter claimed in claim 25 including Yi et al. teach the registers used for programming, verification and testing in the device are organized and further register (40) used to shift in the instructions and register (51) used to load and shift out the identification code permanently stored in the correspondent device to identify the device (see col. 6, lines 10-18).

As per claims **27 and 28**, Yi et al. teach all the subject matter claimed in claim 25 including Yi et al. teach means for selecting a location of memory cells to be programmed verified and tested in programmable logic device (see claim 24).

As per claim **29**, Yi et al. teach or disclose a structure and a method for testing, programming and verification of a programming logic device (PLD) (see abstract). Yin et al. that the PLD device comprises an array of programmable memory cells, arranged as rows and columns, to store the configuration information (see col. 2, last paragraph). Further, Yin et al. in figure 1 and 2 teach a register group (50) includes first registers (row register) (53) and second registers (column register) (52) whereby the first and second registers coupled to a memory cell (20). Yi et al. **do not explicitly teach** plurality of latches coupled to one of the plurality of registers. **However**, flip-flops or latches are known in the art are common circuit or device to switch states by applying a proper signal or combination signal to its input. **Therefore**, it would have been obvious to a person having an ordinary skill in the art at the time the invention was made to include flip-flops or latches to switch states for shifting and loading data between registers and memories. **This modification** would have been obvious because a person having ordinary skill in the art would have been motivated to do so because storing data using set of latches or flip-flops are well known features of programmable logic devices.

As per claim **30**, Yi et al. teach all the subject matter claimed in claim 29 including Yi et al. teach means for selecting a location of memory cells to be programmed verified and tested in programmable logic device (see claim 24).

*Allowable subject matter*



Art Unit: 2133

4. Claim **16-18, 23 and 24**, are objected to as being dependent upon a rejected base claim but would be allowable if rewritten independent from including all of the limitation of the base claim and any intervening claims. The claimed invention comprises a second address bits stored in the first registers select the second row of the memory cells and the third row of the memory cells and the second data bits stored in the second row of the memory cells are loaded into the second registers when the second row is selected by the second address bits and the third data bits stored in the second registers are programmed into the third row of the memory cells when the third row is selected by the second address bit which the prior art do not teach or render obvious.

Claims **17 and 18**, which are directly or indirectly dependents of claim 16 are also objected.

The claimed invention comprising means for selecting the second row and the third row of memory cells using second address bits means for verifying the second data programmed into the second row of memory cells and means for programming third data into the third row of memory cells (as in claim 23)

Claim **24**, which are directly or indirectly dependents of claim 23 is also objected.

### *Conclusion*

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US PN: 5,479,370 Furuyama et al.

US PN: 5,668,772 Hotta

US PN: 5,996,091 Jones et al.

Art Unit: 2133

6. Any inquiry concerning this communication or earlier communication from the examiner should be directed to Esaw Abraham whose telephone number is (703) 305-7743. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are successful, the examiner's supervisor, Albert DeCady can be reached on (703) 305-9595. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

*Esaw Abraham*

Esaw Abraham

Art unit: 2133

*Albert DeCady*  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100